Superpipelining
Speculative Execution and Branch Prediction
Out-of-Order Execution
Register Renaming
Write Buffers
Performance Enhancing Architectural Features
Superscalar Architecture
Superpipelining
Speculative Execution and Branch Prediction
Out-of-Order Execution
Register Renaming
Write Buffers
The PC Guide (http://www.PCGuide.com)
© Copyright 1997-2004 Charles M. Kozierok. All Rights
Reserved.
Not responsible for any loss resulting
from the use of this site.
Please read the Site Guide before using
this material.